

alu[dest, A_op, alu_op, B_op]

(ALU instruction)

Fig. 1A

A_Op and B_Op are symbolic registers, the following are possible register class assignment pairs to A_Op and B_Op:

A_Op	B_Op
General Purpose Register (GPR) (A Bank)	GPR (B Bank)
GPR (B Bank)	GPR (A Bank)
Transfer In (SRAM (S) or DRAM (D))	GPR (A Bank or B Bank)
GPR (A Bank or B Bank)	Transfer In (S) or (D)

(Possible register class assignment to A_Op and B_Op)

Fig. 1B

$\text{Dest} \leftarrow \text{Src}_1 \text{ Op Src}_2$

(Intermediate Representation of Target Machine Instruction)

Fig. 2

$$M = \{ (r_i, c_{s_i}) \mid 1 \leq i \leq N_s; c_{s_i} \text{ equals either } C_k (1 \leq k \leq m) \text{ or } C \}$$

Definition of Register Class Assignment Map

Fig. 3




Fig. 4

For each basic block B_j
 For each instruction i inside B_j from block entry to block exit
 For each operand O of i
 If O is a symbolic register s_k
 If s_k requires specific register class assignment in i
 Regclass (s_k, i) = C_n , where C_n is the specific register class
 required by i ;
 Else
 Regclass (s_k, i) = C ;

Fig. 5




Fig. 6

```

OUT_M(i)=IN_M(i);
for each symbolic register operand  $s_k$  of instruction  $i$  (Suppose  $s_k$  is the Nth operand)
  Find out the value of PrevAssign where  $(s_k \text{ PrevAssign}) \in \text{OUT\_M}(i)$ ;
  CurAssign = Regclass ( $s_k, i$ );
  if (CurAssign = C)
    if (PrevAssign != C)
      if (IsValidRegClassAssignment (i, Nth, PrevAssign))
        Regclass( $s_k, i$ )=PrevAssign;
        continue;      /*continue the next loop iteration */
      else
        CurAssign=GetNextRegClass(Inst, NthOperand);
        If ( $s_k$  is not the destination operand)
          Insert before  $i$  the register class fixup from PrevAssign to CurAssign;
    else
      CurAssign =GetNextRegClass(Inst, NthOperand);
  Regclass ( $s_k, i$ ) =CurAssign;
  Replace ( $s_k \text{ PrevAssign}$ ) with ( $s_k \text{ CurAssign}$ ) in  $\text{OUT\_M}(I) = \Rightarrow \text{OUT\_M}(i)$ ;
else
  if ( $(s_k, \text{CurAssign}) \notin \text{OUT\_M}(i)$ )
    if (PrevAssign!=C AND  $s_k$  is not the destination operand)
      insert before  $i$  the register class fixup from PrevAssign to CurAssign;
  Replace ( $s_k \text{ PrevAssign}$ ) with ( $s_k \text{ CurAssign}$ ) in  $\text{OUT\_M}(i)$ ;

```

Fig. 7

For each basic block b based on the topological order of the dataflow graph

Calculate $IN_M(b)$;

for each instruction i inside basic block b from entry to exit

Calculate $IN_M(i)$;

Calculate $OUT_M(i)$;

Calculate $OUT_M(b)$;

Fig. 8




Fig. 9A (Hoisting)




Fig. 9B (Sinking)




FIG. 10




Fig. 11